An analog-to-digital converter (ADC) is a critical block of the sensing unit of all implants and for measurements of various biophysiological signals that cover distinct portions of the frequency spectrum and signal bandwidths. However, the conventional methodology of direct transistor-level implementation of the ADC for any application does not guarantee the accuracy to meet the desired specifications. For this purpose, the behavioral modeling approach facilitates the designer to set up an environment to extract various electric and dynamic parameters with a good level of accuracy. Based on this, behavioral modeling of a new architecture of an eight-bit auto-configurable successive approximation register (SAR) ADC has been proposed in this paper for application in both cardiac and neural implants, such as pacemakers, deep brain stimulators, etc. All the building blocks of the SAR ADC have been modeled in such a way that the ADC can operate either in the voltage mode or the current mode and the various non-idealities, such as clock jitter, clock feedthrough, and thermal and flicker noise, among others, have been incorporated into the design to make it as realistic as possible and estimate the response of the ADC with high accuracy. Based on the simulations for both ideal and non-ideal scenarios, it is observed that the proposed eight-bit auto-configurable SAR ADC works efficiently for applications in both cardiac and neural implants and achieves a signal-to-noise ratio as high as 48.943 dB and effective number of bits of 7.838 bits with very low distortion of only -62.549 dB.
Introduction
The intensive integration of system-on-chip and low-power electronics has led to a very fast growth in the medical device industry and has recorded a great research activity over the past decade. One such development has been in wearable and implantable medical systems, such as cardiac and neural implants, which has advanced the healthcare facilities of patients. Figure 1 shows a general block diagram of a biomedical signal acquisition system in these implants.
It consists of an analog front end (AFE) that senses the cardiac and neural bioelectric signals by using electrodes or microelectrode arrays. The sensed signal is first preamplified and filtered to remove the noise, if any. The analog-to-digital converter (ADC) then digitizes the signal, which is then processed by the digital signal processor at the back end. The data converter plays an important role in interfacing these bioelectric signals acquired by implants with the digital signal processing core and determining the accuracy of the system. In some applications, a transmitting antenna is used for wireless transmission of sensed data from implants to a monitoring system or a basestation.
The modeling of mixed signal circuits, such as ADCs, is usually done at the device or low functional level with some extent of accuracy of various non-idealities present in the device. However, by doing so, the designer loses technology independence and the simulation time is very large. For example, if we consider an N-bit ADC, the total number of digital codes possible are 2 N . For higher resolutions it becomes extremely difficult and time consuming to explore all the 2 N codes individually, so transistor-level analysis is done to approximate the response of the ADC. Hence, as we move toward complex designs, there is the need for a more accurate and fast modeling to validate the new algorithms and architectures of the ADC and evaluate their performance parameters. One such approach being followed is behavioral modeling. This approach uses the mathematical characteristics of each building block of the ADC and, hence, provides a model for analysis and synthesis based on the desired specifications. One prominent advantage of behavioral modeling is the fact that the designer can incorporate various non-idealities into the model, thereby providing an accurate static and dynamic behavior of the system, which in turn helps while deciding the trade-off between the desired performance parameters to meet the required specifications of the ADC. Designers use various languages and tools of behavioral modeling, such as MATLAB and Simulink, [1] [2] [3] and AHDL (Analog Hardware Description Language), such as VHDL-A and Verilog-A. 4 In context to the ADC, selecting an architecture mainly depends on its performance parameters, such as the sampling rate, resolution, signal-to-noise ratio (SNR), power consumption, etc. This paper focuses on the design of the ADC for cardiac and neural implants; one architecture that has gained popularity in this application area is the successive approximation register (SAR) ADC due to its small active area and minimal active analog components requirement while achieving low power consumption. [5] [6] [7] [8] [9] There are two modes of operation of the SAR ADC, the voltage mode and the current mode. The voltage mode uses the capacitor array in the digital-to-analog converter (DAC), which leads to a long settling time and larger area consumption, whereas the current mode configuration uses the current source array in the DAC, which leads to a relatively lower settling time and low area consumption. This paper presents the behavioral model of a new configurable eight-bit SAR ADC architecture that can be used for both voltage and current mode configuration. The behavioral modeling has been done for ideal as well as non-ideal scenarios, wherein various non-ideal effects of the building blocks of the SAR ADC have been modeled and incorporated into the design, such as flicker noise, clock feedthrough, clock jitter, charge injection, thermal noise, and the mismatches in the DAC, to get an accurate response of the actual ADC. Also, the proposed ADC is configurable in nature as it selects the clock and sampling frequency in accordance to the nature of the input biophysiological signals.
This paper has been organized as follows. The specifications of the input signals acquired by cardiac and neural implants are presented in Section 2. In Section 3, the basic construction and working of a SAR ADC are presented; in Section 4, the behavioral model of the proposed eight-bit configurable SAR ADC has been presented along with the modeling of non-idealities in its various building blocks. Finally, the simulation results along with the performance evaluation of the proposed ADC and the performance comparison with pre-existing SAR ADCs are presented in Section 5, followed by the conclusion in Section 6.
Nature of cardiac and neural signals
The nature of the physiological signals acquired by these cardiac and neural implants is given in Table 1 . It is observed from Table 1 that different neural signals are usually spread over a wide range of frequencies and amplitudes ranging from few Hz to 200 Hz and mV to mV, except for spike signals, which can have a maximum frequency up to 7 kHz, whereas electrocardiography (ECG) is a very weak signal with an amplitude range of 1-5 mV at very low frequencies of 0.05-100 Hz. 10, 11 Since these bioelectric signals are weak in nature, they require appropriate pre-processing before the implant performs its stimulating action.
Successive approximation register analog-to-digital converter
A SAR ADC consists of a sample and hold (S/H) circuit for sampling and holding the analog input signal for a particular time period, a comparator to compare the sampled and held analog signal value with the analog signal from the DAC corresponding to n-bits and generate a comparison signal accordingly as logic ''1'' or ''0,'' and a SAR control logic for generating the digital data from the MSB (Most Significant Bit) D N-1 toward the LSB (Least Significant Bit) D 0 by sequentially approximating the digital n-bits as per the comparator output and n-bit DAC to generate the analog value corresponding to the digital data from SAR logic. The SAR logic also includes output registers to store the digital data. Figure 2 shows the general architecture of a SAR ADC. It has an additional clock generator that provides the ADC with an internal clock. Here SC is an input signal indicating the start of conversion and EOC is an output signal indicating the end of conversion. Figure 3 shows the basic conversion process of a three-bit SAR ADC where the analog input value is slightly higher than 50% of the full-scale input signal (0.5 V DD ). To begin with, in the first clock MSB is set to ''1'' and all other bits to ''0.'' In the second clock, when V DAC . V IN the corresponding MSB bit is set to ''0'' else to ''1.'' This process continues until all the bits are approximated and finally we get the digital data output for the analog input sample.
Proposed auto-configurable successive approximation register analog-todigital converter
The proposed auto-configurable SAR ADC, shown in Figure 4 , in addition to the conventional SAR ADC consists of a configuration unit that is used to provide the clock and sampling clock depending on the type of input signal (cardiac or neural). The input analog signal acquired by cardiac and neural implants is provided to the configuration unit and the S/H circuit. An additional serial digital data bus has been used to convert the parallel digital data from the SAR logic into serial digital data. Various components of the proposed SAR ADC are discussed in the following sections.
Configuration unit
The behavioral model of the proposed configuration unit is shown in Figure 5 . It consists of two inputs viz. the analog input signal and sampling clock. The sampling clock used here is assumed to provide a clock of frequency 45 kHz (5 3 9 kHz). Since the input signal will usually lie in the frequency range of 0-200 Hz, except for the neural spike signal, which can have a frequency up to 7 kHz, a frequency detection unit has been proposed, as shown in Figure 6 , to detect the corresponding frequency of the input signal. The sampling clock is provided to a frequency multiplier proposed by Yee and Ge, 12 which increases the frequency of the clock to 1890 kHz (210 3 9 kHz). Depending on the output of the frequency detection unit, the final clock to be provided to the ADC is selected by the clock selection unit, which operates as follows:
Although the majority of the input signals have frequency \ 200 Hz, we have used a threshold of 300 Hz for deciding the clock and sampling frequency of the ADC to improve the accuracy of the system. In our proposed eightbit ADC, the number of clock cycles required for conversion of one sample is nine; hence, the use of the multiplier nine is stated above in clock frequencies. Similarly, the sampling frequency selection unit provides the sampling clock required by the ADC and operates as follows:
CLK SAH = 5 kS=s, Freq \ 300 Hz j 210 kS=s, Freq . 300 Hz j ð2Þ
The desired sampling frequencies of 5 and 210 kS/s for signals with frequency 0-200 Hz and 7 kHz can directly be obtained from clocks of 45 and 1890 kHz, respectively, by using a frequency divider. Figure 7 shows the proposed frequency divider by nine used in the configuration unit.
Here CLK is either 45 or 1890 kHz and the final output (clk_sah) is obtained by ORing the outputs of D 2 and D 5. The timing diagram of the proposed frequency divider by nine is shown in Figure 8 .
Sample and hold
The S/H is a critical block of the ADC and it samples the external analog input signal and holds the input stable for a certain period of time so that it can be converted into digital form.
A basic voltage S/H circuit is shown in Figure 9 
13
; here the sampling capacitor (C s ) stores the sampled input signal and also provides the sampled values to the feedback capacitor (C f ). Hence, one capacitor is used for both sampling and feedback. Despite achieving high speed due to the almost unity feedback factor, recently current mode S/ H circuits are preferred due to their high-speed and lowvoltage operation over conventional voltage mode switched-capacitor S/H circuits.
14 One such basic current mode S/H circuit using a current mirror circuit is shown in Figure 10 , whose operation is controlled by a switch SW. 15 When SW is closed (sampling mode), the gate of M 1 is connected to the input current I IN and its drain-source current will be a function of gate-source voltage and the capacitor C gs is charged. On the other hand, when SW is open (hold mode), the gate of M 1 will be isolated and the charge stored on C gs will hold the current value for the particular time instant. Figure 11 shows the behavioral model of an ideal S/H circuit that can be used for both voltage and current mode circuits. When practically realized, the performance of the S/H circuit degrades from the ideal circuit due to some technical limitations of non-ideal factors, discussed next.
Charge injection.
The charge under the gate oxide resulting from the inverted channel when the metal oxide semiconductor (MOS) switch is ON for small drain-source voltage V DS is approximated by the following 16 :
where C ox is the oxide capacitance, and W and L are the width and length of the metal oxide semiconductor field effect transistor (MOSFET), respectively. When the MOS is switched OFF, the charge accumulated in the channel is injected into circuit to C L via the drain and source. This charge injection phenomenon leads to positive and negative spikes in the sampled output and the amplitude of charge injection, for an instance, in an N-type MOSFET, assuming the clock swings between V DD and V SS , can be approximated as follows:
This charge injection phenomenon in the n-type metal oxide semiconductor (NMOS) is shown in Figure 12 , and Figure 13 is its behavioral model.
The zero-order block specifies the charging time constant and the gain factor K is used to adjust the amount of charge injected.
Clock jitter.
The random variations in sampling instants due to the phase noise of the clock generator and sampling circuits is known as jitter, which produces an error in the spectrum output of the ADC. The clock jitter value can be approximated as follows: where x 0 i t ð Þ is the ith sampled output, d is the jitter deviation, x i t ð Þ is the ith sample of signal x t ð Þ, and f s is the sampling frequency.
This clock jitter can be understood from Figure 14 , in which the sampling uncertainty d is a Gaussian random process with standard deviation of Dt.
1,17 When a sinusoidal signal x t ð Þ with amplitude A and frequency f is sampled at an instant having a deviation of d, the clock jitter error is given by the following 18 :
The behavioral model of the above stated equation of clock jitter error is shown in Figure 15 .
Clock feedthrough.
In addition to clock jitter and charge injection, another non-ideal error in MOS switches is the feedthrough error, which arises due to the capacitive coupling of clock signal transitions to the S/H capacitor C L from the gate-drain and gate-source overlap capacitances C gd OVL and C gd OVL , respectively. For the voltage mode S/H shown in Figure 16 (a), assuming constant overlap capacitances, the clock feedthrough error is given by Eichenberger and Guggenbuhl as follows:
where V CLK is the amplitude of the clock signal, C OVL is the constant overlap capacitance per unit width, and C L is the load capacitor.
Similarly, for the current-mode S/H shown in Figure 16 (b), with a fast clock transition, the charge accumulated in the overlap capacitances gets injected into the circuit due to coupling and, hence, produces an error signal given by the following 20, 21 :
and
where V CLK HIGH is the positive amplitude of the clock, V GS0 is the gate-source voltage of the transistor M 0 , and L D is the lateral diffusion length. The overlap capacitance per unit width in this case is given by the following: 
where W eff is the effective channel width. This voltage error induced due to clock feedthrough is independent of the input signal amplitude and results in a constant offset to the sampled signal of S/H. :
where K f is the flicker coefficient. Flicker noise increases with scaling technology, since it is inversely proportional to the transistor gate area and is predominant in lower frequencies and negligible at higher frequencies, as the noise voltage is inversely proportional to the frequency of operation.
22 Figure 17 represents the behavioral model. The proposed non-ideal model of the S/H circuit of the configurable SAR ADC is shown in Figure 18 and includes the non-idealities discussed earlier.
Comparator
The comparator is one of the critical building block of the SAR ADC and needs to resolve the difference between two signals within the accuracy of the system while maintaining its speed. It is a link between the analog and digital domains 23 and is hence considered as a non-linear analog device. The behavioral model of the proposed ideal comparator is shown in Figure 19 .
The sample and held input V in is subtracted from V dac , the analog output signal of the DAC corresponding to sequentially generated n-bits, and the output is amplified by the gain stage. The result is then fed to the compare to zero block to determine which of the two inputs is higher. The comparator output can be written as follows:
4.3.1 Thermal noise. For proper modeling of the ADC at the behavioral level, the thermal noise originated due to switches, resistors, and operational amplifiers having MOSFETs operating in the saturation region has to be considered. The total thermal noise power can be calculated by Maloberti 24 as follows:
where k is the Boltzmann constant, T is the absolute temperature in Kelvin, and R on is the finite resistance of the MOS. This thermal noise voltage e T has a white noise spectrum and is added to the input signal, thereby giving the output as follows:
where n t ð Þ is the Gaussian random process. This equation can be modeled as shown in Figure 20 . In long channel devices, the short circuit thermal noise current density is given by the following 20, 25 :
and for small geometry devices:
where m eff is the effective carrier mobility in the channel, Q inv is the inversion channel charge per unit area, L eff is the effective length of the channel, and g m is the transconductance of the MOSFET. The behavioral model of the proposed non-ideal comparator, which includes the comparator offset and thermal noise, is shown in Figure 21 
Successive approximation logic
The commonly used architecture of SAR logic given by Hedayati 26 is shown in Figure 22 . It consists of a ring counter that acts as a shift register and a code register to store the output bits. For an eight-bit ADC, this SAR logic takes 10 clock cycles for the conversion of one sample, which is high. Hence, a new SAR logic has been proposed in this paper that is faster than the commonly used SAR logics and takes only nine clock cycles per sample conversion.
The proposed SAR logic is shown in Figure 23 . To begin with, when the start conversion signal SC is given to the first stage D-FF1 of the shift register, the output Q is set to high logic level V DD. This output is then given to the set pin (S) of the SR1 flip-flop, which in turn generates a digital signal D8 (MSB) equal to ''1'' in synchronization with the first pulse and all the other SR flipflops are set to ''0,'' which gives the eight-bit digital signal of 10000000.
This digital signal is then given to the DAC and it converts it into an analog value V dac that is compared with the S/H signal V in by the comparator. When input signal V in is greater than V dac , the comparator generates a high logic level output (COMP = ''1''). The phase of the comparator output COMP is inverted by NG1 through D-FF0 and is hence converted to a low logic level (COMP= '0') and is supplied to the AND gate, which then generates a low logic level output and feeds it to the R pin of SR1. Hence, the current state of SR1 will be S = 1 and R = 0, which sets the output of SR1 to a high level and, hence, high logic level V DD is retained by the SR1 flip-flop, and the digital code generated after feedback will be the same as 10000000.
However, if V in is smaller than V dac , the comparator outputs low logic level (COMP = ''0''), which when inverted by NG1 gives a high logic level (COMP = ''1'') to the AND gate and its high logic output is fed to the R pin of SR1, which resets its output and the digital code will then be changed to 00000000 after feedback. On next clock, V DD is shifted to D-FF2, which in a similar fashion, sets the output of SR2 to ''1'' and the digital code will then be either 11000000 or 01000000, depending on the previous clock cycle output. The DAC then converts this 11000000 or 01000000 to analog voltage V dac and compares it with the present input signal V in . The output of the comparator is used in a similar manner to get the final digital code. This successive approximation continues through the MSB to the LSB sequentially to get the final digital code of the analog signal. This phenomenon is illustrated by Figure 24 for an input signal equal to 40% of the full-scale amplitude. The eight-bit digital output in this case will be 01100111. Once the conversion of a S/H signal is complete, all the SR flip-flops, except SR1, are reset to ''0'' using the switches to begin the next conversion cycle.
The entire conversion process by the proposed SAR logic can also be illustrated by the state diagram, as shown in Figure 25 . Here CLK is the internal clock of the ADC, CLKN is the inverted internal clock, which is used to check the comparison output and correspondingly set the digital bits of the converted value, and SC is the start Figure 23 . Architecture of the proposed eight-bit successive approximation register logic.
conversion. When SC = ''1,'' the current conversion is completed and the final digital data can be acquired and the ADC then goes into sample mode to get the new sample. Upon receiving SC = ''0,'' the conversion starts as per the process shown in Figure 25 .
DAC
The DAC is one of the most critical blocks of the SAR ADC, along with the comparator, and determines the overall linearity of the ADC. The topologies of the DAC are generally categorized into four groups as follows 27 : i resistance-based architectures; ii switched-capacitor-based architectures; iii current-steering-based architectures; and iv algorithmic-based architectures
The resistive-based architectures include an R-2R ladder and resistor string DACs that operate on the principle of a voltage divider. However, in the SAR ADC to achieve low-power operation, capacitance and current-steeringbased DACs are commonly used. The switched-capacitor architecture is based on charge redistribution, wherein the charge is stored on binary weighted capacitors. 23, 24, [27] [28] [29] One such 16-bit binary weighted capacitor DAC is shown in Figure 26 . The total output of the DAC can be generally written as follows:
where D i are the output digital bits from SAR logic and V REF is the reference voltage.
On the other hand, the current-steering DAC requires precision current sources that are added by different methods. [27] [28] [29] One such binary weighted current-steering DAC is shown in Figure 27 . 23, 24, 29 This converter requires N current sources of different sizes with the largest current equal to I MSB = I LSB :2 N À1 , where I MSB and I LSB are the current outputs steered by the MSB and LSB, respectively. The output current for this binary weighted current-steered DAC can be generally written as follows: Figure 24 . Timing diagram illustration of the conversion process by proposed successive approximation register logic. MSB: Most Significant Bit; LSB: Least Significant Bit.
The capacitive-based DAC is simple to design and has good accuracy but has high transient current consumption during switching and is hence used for low-resolution applications, whereas the current-steering DACs can be used for highspeed and high-resolution applications. The DAC architecture is selected on the basis of application requirements, such as speed, resolution, and process technology, among others. Keeping in mind these facts, a common behavioral model has been proposed that can be used as both a switchedcapacitance and current-steering DAC, shown in Figure 28 . 
Results and discussion
The proposed eight-bit SAR ADC is configurable in nature and the main component of the proposed configuration unit is its frequency detection unit, which determines the frequency of the input analog signal, based on which the operating clock frequency and sampling frequency of the ADC is selected. The frequency detection unit was tested and simulated for frequencies ranging from as low as 1 Hz up to 7 kHz, and the simulation results are given in Table 2 . It is observed that the frequency detection unit is able to determine the frequency of the input signal with a very high accuracy of 99.31%.
To validate the proposed behavioral model of the ADC and understand the effects of various non-idealities, the proposed ADC was simulated for the desired specifications. The original input signal acquired by the implants and the output waveforms of the reconstructed signals by the proposed ideal and non-ideal eight-bit configurable SAR ADC are shown in Figure 29 .
The effect of various non-idealities can be clearly seen as distortion in the reconstructed signal. This output is then post-processed and its frequency response along with the dynamic performance evaluation is computed using fast fourier transform (FFT). When simulated for a cardiac signal of frequency of f IN = 150 Hz, the configuration unit selects the sampling frequency of f S = 5 kS/s; It is observed that the ideal ADC achieves a SNR as high as 48.94 dB, equivalent to an effective number of bits (ENOB) of 7.838, which is very close to the theoretical value of the eight-bit ADC of 49.9 dB, whereas, in the non-ideal case, the SNR of 48.06 dB and ENOB of 7.69 bits is achieved. Also, the ideal ADC has a lower magnitude of distortion (total harmonic distortion -THD) of -62.549 dB as compared to the THD of the non-ideal ADC. The spurious-free dynamic range (SFDR) and signal-to-noise and distortion ratio (SINAD) achieved in the ideal case are 71.6B and 47.29 dB, respectively, whereas when the non-idealities are introduced into the ADC, the SFDR and SINAD reduce to 70.4 and 46.54 dB, respectively.
Another set of simulations were carried out for the extreme case of an input biophysiological signal, the Neural Spike signal that has frequency as high as 7 kHz. In this case, the sampling frequency selected by the configuration unit is f S = 210 kS/s and the corresponding FFTs of ideal and non-ideal ADCs are shown in Figures  32 and 33 .
The SNR achieved is 46.58 dB along with an ENOB of 7.445 bits, SFDR of 68.36 dB, and SINAD 44.62 dB, whereas the non-ideal has SNR 45.63 dB, ENOB 7.15 bits, SFDR 64.33 dB, and SINAD 42.2 dB. Although the dynamic parameters of the proposed ADC for both cardiac and neural implants are comparatively lower when operating at a very high sampling frequency of 210 kS/s, the proposed ADC achieves low distortion of -58.525 and - Figure 29 . Waveforms of the proposed eight-bit configurable successive approximation register analog-to-digital converter (ADC). 53.975 dB for the ideal and non-ideal cases, respectively, when compared to the previously reported eight-bit SAR ADCs, making this proposed ADC suitable for application in both cardiac and neural implants. As stated earlier in Table 1 , the biosignals acquired by the cardiac and neural implants usually have an amplitude of less than few mV. These very low amplitude signals, when directly digitized by the ADC, give very low performance and this has been validated by carrying out simulations of the proposed eight-bit SAR ADC for both ideal and non-ideal cases for the amplitudes varying from 1 mV to 1.4 V for a fixed input frequency of 150 Hz and sampling frequency of 5 kS/s. Here, the full-scale amplitude and the reference voltage (V REF ) is 1 V. Figure 34 shows the variation of the ENOB with respect to the input signal amplitude, Figure 35 shows variation of the SFDR, Figure 36 shows variation of the SNR, and finally Figure 37 shows the variation of the THD on the input signal amplitude.
It is observed that as the amplitude of the acquired input biosignal increases, the performance of the ADC (both ideal and non-ideal) increases and the ADC performs best for input amplitude equal to the full-scale amplitude and, when the input signal amplitude is greater than the fullscale amplitude, the performance of the ADC degrades due to the clipping of the signal, which in turn leads to greater distortion in the reconstructed signal. Hence, to get the maximum performance output from the ADCs, the amplitude of these input biosignals should be amplified to near full-scale amplitude using pre-amplifiers, such as those described by Baker 23 and Rieger, 30 at the AFE of the acquisition system of the implant.
A comparison between the proposed eight-bit auto-configurable SAR ADC and some state-of-the-art SAR ADCs is presented in Table 3 .
It is observed that the proposed ADC achieves better performance in terms of SNR, SFDR, and SINAD than these eight-bit ADCs and, in fact, has performance almost equivalent to the 10-bit ADCs while maintaining a very low distortion. The proposed ADC instead of being application-specific and tailored for a particular signal, works efficiently when used in both cardiac and neural implants. However, future research can be focused toward increasing the ENOB of the SAR ADC at higher sampling frequencies, which would in turn improve other performance parameters of the ADC.
Conclusion
A new behavioral model of an eight-bit auto-configurable architecture of a SAR ADC has been presented in this paper for use in both cardiac and neural implants that acquires a wide range of cardiac and neural biophysiological signals that lie within the amplitude range of 0-5 mV with frequency varying from near direct current (DC) to 200 Hz except for the neural spike signals, which lie in the range of 0.1-7 kHz. The behavioral modeling approach offers technology independence and a fast computation time along with the flexibility of introducing various non-idealities, such as clock jitter, clock feedthrough, and thermal and flicker noise, into the different building blocks of the SAR ADC. The configurable nature of the ADC is achieved by the introduction of a configuration unit into the conventional SAR topology, which selects the clock and sampling frequency in accordance with the frequency of the input signal. From the simulations, it was observed that the behavioral model of the proposed ADC achieves a SNR as high as 48.94 with ENOB 7.838 along with a very low distortion of -62.55 dB and, with the inclusion of non-idealities, very small performance degradation occurs. It is also concluded that the ADC performs best when the amplitude of the input signal is close to the full-scale amplitude. SNR: signal-to-noise ratio; ENOB: effective number of bits; SFDR: spurious-free dynamic range; THD: total harmonic distortion; SINAD: signal-tonoise and distortion ratio.
